Processing Instruction - PDFSEARCH.IO - Document Search Engine

Processing Instruction
Results: 1077

#	Item
861	Bringing the best of microcontroller innovations to new Cortex-M0+ devices Add to Reading List Source URL: www.atmel.com Language: English - Date: 2013-10-29 05:10:46 Computer hardware Instruction set architectures Embedded systems Central processing unit Atmel ARM architecture I²C Atmel AVR AT91SAM Computer architecture Microcontrollers Electronics
862	Freescale Semiconductor, Inc. This document can be ordered by: Add to Reading List Source URL: www.freescale.com Language: English - Date: 2007-05-07 18:51:16 Instruction set architectures Power Architecture Microprocessors Digital signal processing Freescale Semiconductor Multi-core processor ARM architecture Central processing unit Motorola 68000 Computer architecture Computing Electronic engineering
863	SPARC V7.0 Instruction Set Add to Reading List Source URL: microelectronics.esa.int Language: English - Date: 2011-10-07 10:35:41 DEC Alpha Instruction set Coprocessor Processor register Computer architecture Central processing unit Instruction set architectures
864	VOL. 10, NO. 10 Architects Look to Processors of Future Add to Reading List Source URL: cva.stanford.edu Language: English - Date: 2001-09-20 16:39:08 Central processing unit Instruction set architectures Parallel computing Classes of computers Superscalar Reduced instruction set computing Very long instruction word Cell Microarchitecture Computer architecture Computing Computer hardware
865	The Design Space of Shelving Dezs Sima Institute of Informatics, Kandó Polytechnic Budapest, 19 Nagyszombat utca, 1034 Budapest, Add to Reading List Source URL: www.wlu.ca Language: English - Date: 2012-03-14 16:49:25 Parallel computing Shelving buffer Superscalar Register renaming Instruction window Central processing unit POWER1 R10000 Reservation stations Computer architecture Computing Computer engineering
866	RISC I: A REDUCED INSTRUCTION DAVID Add to Reading List Source URL: web.cecs.pdx.edu Language: English - Date: 2012-03-28 19:09:20 Central processing unit Instruction set architectures Classes of computers Minicomputers Reduced instruction set computing Microprocessors Instruction set VAX Addressing mode Computer architecture Computer hardware Computing
867	Exploiting Superword Level Parallelism with Multimedia Instruction Sets Samuel Larsen and Saman Amarasinghe Add to Reading List Source URL: groups.csail.mit.edu Language: English - Date: 2003-12-30 15:52:20 Compiler optimizations Software engineering Vectorization SIMD Stream processing Loop optimization Data parallelism Superword Level Parallelism Vector processor Computing Concurrent computing Parallel computing
868	The ILLlAC IV System represents a fundamentally different approach t o data processing. The limitation imposed by the velocity of light, once thought to be an absolute upper bound on computing power, has been Add to Reading List Source URL: archive.computerhistory.org Language: English - Date: 2006-01-06 16:29:21 Supercomputers Parallel computing ILLIAC IV Instruction set architectures ILLIAC Instruction set MIPS architecture 64-bit Word Computing Computer architecture Classes of computers
869	1 PC Processor Microarchitecture Add to Reading List Source URL: csit-sun.pub.ro Language: English - Date: 2001-12-06 17:00:00 Central processing unit Computer memory Microprocessors Classes of computers CPU cache Translation lookaside buffer Microarchitecture Cache Complex instruction set computing Computer hardware Computer architecture Computing
870	A Characterization of Processor Add to Reading List Source URL: emer.org Language: English - Date: 2007-07-22 18:34:31 Central processing unit Microcode Instruction set Microarchitecture CPU cache Addressing mode Cycles per instruction VAX Opcode Computer architecture Computer hardware Computer engineering

UPDATE